Introduction
Contemporary micro-electronics fabrication technology downsizes electronic circuits to the nanometer scale. In nanometer-scale electronic circuits, physical quantities are quantized and device behaviour is discontinuous. The following three physical phenomena are examples of the quantization and the discontinuity: Single-electron tunnelling (Grabert & Devoret, 1992) : Figure 1 (a) shows a physical system consisting of two electrodes and an island. They are capacitively coupled. Suppose that the left gap of the island is so narrow that electrons can tunnel. When voltage Vg is applied to the right electrode and the left electrode is grounded, electrons tunnelled from the left electrode accumulate on the island. The equivalent circuit of the physical system is shown in Fig. 1(b) . The two coupling capacitances are denoted by Ct and Cg. Suppose further that capacitances Ct and Cg are small enough to satisfy
where e, kB, and T denote elementary charge, Boltzmann constant, and temperature. The above inequality means that a small number of excess electrons can remain on the island withstanding collision with phonons. Then the negative charge on the island cannot be regarded as continuous any more. As voltage Vg increases, the number n of electrons on the island increases. However, small increase of Vg do not necessarily increase n because of repulsive force between electrons, which is called Coulomb blockade. Figure 1 (c) shows the relation between Vg and n. The figure implies that only a single-electron tunnels at a moment.
the architecture of nanoelectronic signal processing circuits. Conventional circuit techniques for Nyquist-rate multi-bit DSP do not always satisfy the requirements. Pulsed signal processing (PSP) has the potential to grow up to be the new nanoelectronic signal processing. Its signal form is a stream of positive and negative pulses whose average represents signal level, as shown in Fig. 4 . As later sections of this chapter will show, PSP will be developed to be an ASP-like signal processing and inherit the properties of ASP. It also will be seen in the later sections that the PSP scheme will solve the above-mentioned problems of Nyquist-rate multi-bit DSP. Several types of PSP schemes have been proposed in various areas such as communications and controls. Stochastic computing (Gaines, 1969) , (Hori et al., 2006 ) is one of the PSP schemes. Bernoulli sequences used in stochastic computing have uniformly distributed frequency spectra of quantization errors. Pulsed signals with large quantization spacing contain large power of quantization errors. Therefore, the quantization error spectra of Bernoulli sequences are high in signal band. Thus the sequences are not high quality pulse streams. Sigma-delta domain signal processing (SDSP) (Fujisaka et al., 2002) , (Fujisaka et al., 2003) is another PSP scheme. Its signal form is sigma-delta (SD) modulated signals (Candy & Temes, 1992) whose quantization error components are small in signal band. Then, compared with stochastic computing, SDSP is a high quality signal processing. This chapter is devoted to the principles and the design of SDSP circuits with single-electron tunneling (SET) devices (Grabert & Devoret, 1992) . The rest of this chapter is organized as follows: In section 2, a basic SD modulation circuit and the characteristics of SD modulated signals are presented. Section 3 describes the concept, architecture and distinctive features of SDSP. In section 4, logic circuits built of SET devices are presented. In section 5, arithmetic and piecewise linear circuit modules for SDSP are built of the logic gates introduced in www.intechopen.com
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Sigma-Delta Modulation
Sigma-delta modulation (Candy & Temes, 1992 ) is applied to analog-to-digital and digital-to analog conversions. Figure 5 (a) shows first-order SD modulators. The two modulators are equivalent. Although the lower diagram shows the popular structure of the SD modulator, we will use the upper diagram to illustrate the modulation. The block Q in the SD modulator performs one or a few-bit quantization. In this article SD modulated signals are limited to bit-streams of one-bit pulses with height /2, that is y(n)  {+/2, -/2}, : quantization spacing. The bit-rate fSD of the streams is higher than Nyquist-rate fN. The ratio fSD/ fN is referred as oversampling ratio (OSR). Let quantization error be defined with the variables in Fig. 5 as
The probability distribution of the error is assumed to be uniform as Fig. 5(b) shows. Then the variance of the error, that is its power, is given by
The first-order SD modulated signal y(n) contains the error in the following difference form:
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The difference of the error e(n)-e(n-1) is called first-order SD modulation noise. Assume further that the quantization error e(n) is white noise. Then the spectral density E(f) of the SD modulation noise is given by
Figure 5(c) shows the spectral density of the SD modulation noise. The spectrum is low in low frequency band in which signal components locate. Thus SD modulation signals with high OSR are high quality. Conversion of original white noise e(n) to its difference e(n)-e(n-1) is called noise shaping.
Sigma-delta modulators built of nanoelectronic devices have been developed (Yokoyama et al., 2001) , (Chibashi et al., 2004) . A circuit shown in Fig. 6 is a first-order SD modulator proposed in (Chibashi et al., 2004) . It is a continuous-time correspondence to the lower SD modulator in Fig. 5 
Sigma-Delta Domain Signal Processing
As mentioned in section 1, SDSP (Fujisaka et al., 2002) , (Fujisaka et al., 2003) , , ) is a PSP scheme employing SD modulated signal forms. Figure 7 shows the architecture of Nyquist-rate multi-bit DSP and SDSP systems. In Nyquist-rate multi-bit DSP circuits built of nanoelectronic devices, large surge noise is caused in internal signals and in outputs when transient device errors lead to the reversal of the sign-bits or significant bits of the signals. On the other hand, a few bits of errors in a SD modulated bitstream slightly decrease its signal quality but do not cause large surge because the signal level is represented by the average of the bit-stream in a time window. Even one transient device error in the sequence controller of Nyquist-rate multi-bit DSP systems causes chainwww.intechopen.com
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reaction errors and leads the systems to failure. In SDSP systems, all the circuit modules are driven by a clock synchronized to the SD modulated bit streams. The modules complete their tasks within each one period of the clock. Thus, unlike conventional processors, SDSP processors need no operation sequence controller. Therefore, SDSP systems never go out of control by transient device errors. The pulsed signal form and the controller-less architecture equip SDSP systems with fault tolerance of transient device errors.
Fig. 7. The architecture of signal processors
Stochastic computing (Gaines, 1969) , (Hori et al., 2006 ) mentioned briefly in section 1 uses binary Bernoulli sequences x(n)  {+/2, -/2} as signals. The advantage of stochastic computing is the simplicity of processing circuits. The signal level is represented by
Figure 8(a) shows the probability distribution of the quantization error eSC(n) defined by
Then the power of error eSC(n) is given by
Because signal x(n) is a Bernoulli sequence, error eSC(n) is considered as white noise. Then, the spectral density ESC(f) of eSC(n) is given by
where f SC is the bit rate of the signal x(n). Figure 8 compares spectral density between error eSC(n) in stochastic computing and SD modulation noise eSD(n) in SDSP. As signal components locate in low frequency band, SD modulated signals have higher quality than Bernoulli sequences. Figure 9 shows the power of the components of eSC(n) and eSD(n) located in signal band [0, fN] . The power decreases by -3dB and -9dB when OSR is doubled in stochastic computing and SDSP respectively. The figure implies that SDSP can perform higher quality signal processing at lower speed than stochastic computing. 
Logic Circuits based on Single-Electron Tunnelling
Coulomb blockade and single-electron tunneling phenomena mentioned in section 1 make it possible to confine excess n (: integer) electrons in a nanoscale island. Logic gates exploiting the phenomena are introduced in this section. In most of the logic gates, the number of excess electrons in every island of the logic gates is n  {0, 1} or {0, -1}.
Linear Threshold Gates
Consider a linear threshold gate (LTG) (Lewis & Coates, 1967) expressed by
(10) The LTG is constructed of SET devices as shown in Fig. 10 (a) (Lageweg et al., 2001 ). The circuit possessing two islands P-and P+ takes the following two states. State 1: Islands P-and P+ respectively hold one excess hole and one excess electron. State 0: Both islands P-and P+ hold no excess charge. When the circuit is in state 1/0, the output level is high/low. In state 0, voltage Vj across the tunneling junction between P-and P+ is given by www.intechopen.com Cutting Edge Nanotechnology 354
The circuit gets into state 1 when Vj is greater than critical voltage Vc given by
Then it is found that the circuit behaves as LTG described by Eq. (10). The LTG circuits work as Boolean logic gates. A circuit shown in Fig. 10(b) operates as AND or OR gate when its threshold level is set at a high or a low level. A circuit shown in Fig.  10 (c) operates as NOR or NAND gate depending on its threshold level. Circuit parameters to make the LTGs operate as various Boolean logic gates are shown in Tab. 1.
Logic Circuits based on Binary Decision Diagram
A binary decision diagram (BDD) is a directed graph representing a Boolean logic function (Miller et al., 2006) . Examples of BDD expression are shown in Fig. 11 . All the paths from the top of the graph to terminal-1/0 assign values of variables x1, x2, , xN that make Boolean function true/false. Logic circuits based on BDD can also be constructed by using SET devices (Asai et al., 1997) .
In BDD-based logic circuits, paths are represented by series of islands located like steppingstones. In the logic circuits, a single-electron entered at the top is transferred from one island to another through SET junctions. A basic circuit transferring a single-electron is shown in Fig. 12(a) . The circuit is named single-electron pump (Pothier, 1992) . Let terminal voltages be fixed at V1 = 0 and V2 = 0. When the two islands hold n1 and n2 excess electrons, the electrostatic energy E(n1, n2) of the circuit is given by 
Delay Elements
Delay elements are built by applying the single-electron pumps. Figure 15 shows a unit delay driven by a four-phase clock set. The delay element consists of seven tunneling junctions (Keller et al., 1996) . Connecting additional 4(K-1) junctions to the unit delay changes its delay time to K(: integer). Figure 16(a) shows what is called a single-electron transistor and its gate voltage Vg versus drain-to-source current IDS characteristic. The current peaks locate between the regions of gate voltage in which the island of the transistor holds integer number of excess electrons stably. The periodic characteristic is called Coulomb oscillation. Figure 16(b) shows a multigate single-electron transistor. When Cg1 = Cg2 = Cg and Cg2Vg2 = e/2, its Vg1 versus IDS characteristic shifts by e/2Cg horizontally. Figure 16 (c) shows an inverter (Tucker, 1992) consisting of the two two-gate single-electron transistors. Gate bias voltages Vp and Vn are determined so that current IDS passes through the upper and the lower transistors at zero and high levels of input voltage respectively. The inverter is used as a buffer since its voltage gain |dVout/dVin| can be greater than 1.0. 
Pseudo-CMOS Inverter Buffer

SET Circuit Modules for SDSP
In this section we will build arithmetic and piecewise linear (PWL) circuit modules (Fujisaka et al., 2002) , , (Fujisaka et al., 2003) , for nanoelectronic SDSP using SET devices. The circuit modules operate on SD modulated signals and shape quantization error into the form of SD modulation noise. Figure 17 shows digital SD modulators converting 3-level signals represented by equally weighted two bits x(n), and y(n) into a SD modulated one-bit stream z1/2(n). The two digital SD modulators are respectively described by 
Arithmetic Circuits
Adder
and
where Q() denotes two-level quantization. The above two equation systems have the following relations between their variables and outputs:
Thus, the signal conversions by the two digital SD modulators are equivalent. When two SD modulated one-bit streams are applied to the inputs of the digital SD modulators, they operate as two-input adders. We will construct a SET circuit described by Eq. (15). Since x(n), y(n)  {+1, -1}, the state of the digital modulator and the quantization noise are u2(n)  {-3, -1, +1, +3} and e2(n)  {-1, +1}. Thus, u2(n) can be represented by the sum of three binary signals as
(17) The three binary signals u2,i(n), i=1,2,3, are given values as shown in Tab. 2. Then, the output can be Fig. 18 shows an adder built of the SET gates introduced in section 4 (Katao et al., 2008) . 
Multiplier
Although SD modulation noise does not contain large low frequency components, the direct multiplication of the SD modulated signals generates large low frequency noise components. Pre-filters are necessary to remove SD modulation noise from a multiplier signal and a multiplicand signal. Let a multiplier and a multiplicand be denoted by x(n) and y(n) and let their filtered signals be given by
The filtered signals are no more SD modulated single-bit signals and the multiplication cannot be performed in SD domain. The product of the filtered signals is expanded as the right hand side of the following equation:
The expanded product can be computed with exclusive-OR gates and the above-mentioned SD domain adders. Then the product is computed in SD domain. Figure 19 shows an example of SD domain multipliers. When N=2 in Eq. (20), the multiplier is built of SET gates as shown in Fig. 20 (Katao et al., 2008) . (Wasshuber et al., 1997) . Figure 22 validates that the SET arithmetic circuits have the function of quantization noise shaping. Figure 21 shows the averaged outputs of the SET circuits. As the transient error rate of SET junctions becomes www.intechopen.com Single-Electron Circuits for Sigma-Delta Domain Signal Processing 361 higher, the circuits increase noise components and decrease signal components in their outputs. However, the circuits never go out of control. The signal-to-noise ratio (SNR) versus SET junction error rate curves of the adder and the multiplier are shown in Fig. 23 . It is found from the figure and Eq. (9) in section 3 that the outputs of the arithmetic circuits with the SET junction error rate of 10 -2 have the same signal quality with that of errorless stochastic computing. 
Piecewise Linear Circuits
In ASP, PWL modules such as limiters and rectifiers are easily build by using diodes and frequently used. In SDSP as a successor of ASP, PWL modules are required.
Absolute Circuit
There are several methods of computing absolute (ABS) values in SDSP. We will show a method proposed in . The first-order binary SD modulated signals possess the following characteristic:
[Theorem] Let a first-order binary SD modulator be described by
The output bit-stream y(n) is a sequence such that
[Proof] Consider the SD modulation in the case that 0  x(n)  1 and -
the quantization error is
Then, from the last equation in Eq. (21), we have
Then,From Eqs. (23) to (28), the range of state
From Eqs. (26), (28) and (29), the upper part of the right hand side of Eq. (22) is obtained. The lower part is similarly proved. An ABS circuit for SDSP is shown in Fig. 24 . When the sub-circuit consisting of two AND gates and a unit delay detects (y(n), y(n-1)) = (-1, -1), the SR flip flop is cleared and the exclusive-OR gate inverts input x(n). A SET implementation of the ABS circuit is built by using LTG-based Boolean logic gates mainly, as shown in Fig. 25 . 
Min/Max and Other PWL Circuits
Operation of a Min/Max selector is expressed by ABS operation and addition/subtraction (Li et al., 1999) as
Since ABS and adder modules for SDSP have been developed, the operations given by Eq. (30) can be carried out in SDSP. Figure 26 shows a Min/Max circuit built according to Eq. (30). A Limiter, a dead zone circuit, and a negative resistance whose functions are described in Fig. 27 are built by using other PWL circuits and adders as shown in Fig. 28 . SET circuits for these three PWL operations in SDSP can be built by using the adder, ABS, and Min/Max modules.
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Circuit Simulation of the PWL Circuits
Results of simulating the ABS, Min/Max, limiter, dead-zone circuit, and negative resistance are shown in Fig. 29 .
Applications
Filters have been the most important circuits in both analog and digital signal processing, and they will be in SDSP too. In this section, using the SET modules presented in the previous section, we will construct linear and nonlinear filters.
Linear Filter
To integrate signals in SD domain is not simple because of the bit-stream signal form. Linear filters for SDSP should be constructed not based on lumped analog filters with integrators but based on analog distributed-parameter filters (ADPF) (Mattaei, et al., 1980) . ADPFs are built of transmission lines connected directly, or coupled capacitively and/or inductively, as shown in Fig. 30 . In some kinds of ADPF, waves propagating on their transmission lines reflect at the junctions between the transmission lines with different characteristic impedances. Interference between incidental and reflected waves effects filtering. In other kind of ADPF, standing waves are generated on the transmission lines. The resonance causes bandpass or bandstop effect.
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Fig. 30. Analog distributed parameter filters
Digital wave filters based on ADPFs have been proposed in (Suzuki et al., 2007a (Suzuki et al., & 2007b . Wave propagation on lossless transmission lines are described by
where c denotes propagation speed. By the spatial and temporal discretization x = ix, t = nt with x/2t = c and the binary quantization of variable w, Eq. (31) is transformed to the following equations.
The equations mean that the discrete wave w is the sum of binary-quantized waves wL and wR traveling left and rightwards. Thus, as shown in Fig. 31 , a transmission line is represented by a pair of left and right shift integer delays in digital wave filters. The arithmetic modules presented in section 5 are placed between integer delays to cause wave phenomena corresponding to wave penetration and reflection at a junction of transmission lines and to coupling between transmission lines of ADPFs. Consider a bandpass digital wave filter corresponding to the ADPF shown in Fig. 30 
Because the even and odd mode waves are different in propagation speed, the line pair has two resonance frequencies. The center frequency and the bandwidth of a bandpass ADPF consisting of the coupled line pairs are determined by the resonance frequencies. A digital model of the coupled line pair is shown in Fig. 32 Figure 33 shows the frequency response of the bandpass filter with 4 blocks. In each block, the integer delays IDo,L/R on which odd mode waves propagate are three times as long as the integer delays IDe,L/R on which even mode waves propagate. One building block with IDe,L/R of length 0.5lID and IDo,L/R of length 1.5lID, lID = 64, is simulated with SIMON. Simulation results are shown in Fig. 34 . In the figure, f0 =1/4lID = 1/256. Inputs are passed and attenuated in the passband and the stopband as theoretically estimated. Figure 35 shows the signal-to-noise ratio (SNR) versus SET junction error rate curves. In the figure, OSR = fSD/2f0 = 2lID. The figure shows that the signal quality does not affected by low rate junction error.
Nonlinear Filter
Nonlinear digital filters are categorized into two main classes,  filters and order statistic filters (Pitas & Venetsanopoulos, 1990) . Order statistic filters permute input series sampled in a time window in ascending or descending order and weight the samples depending on the order. Median filters, mid-range filters, -trimmed mean filters belong to the class of order statistic filters. They can remove wide band noise contained in wide band signals without changing the waveform of the signals. For example, median filters effectively remove pulse-shaped noise. A median filter operating on SD modulated signals was first presented in (Fujisaka et al., 2003) . An example of impulse noise suppression by the median filter is shown in Fig. 37 . 
Conclusions
This chapter has presented single-electron pulsed signal processing circuits. The pulsed signal processing scheme is like analog signal processing which is considered to decay in the near-future nanoelectronics age. The pulsed signal processing employs high quality and fault-tolerant sigma-delta modulated signal form, which derived the name of signal processing, sigma-delta domain signal processing (SDSP). The research on nanoelectronic SDSP has just begun. It contains a lot of works to be challenged. First, circuit architecture of local connection style needs to be developed since parasitic capacitors, inductors, and resistors of the wires between nano-electronic devices cause errors in the device operation. The filters presented in section 6 partly take the style.
Secondly, the circuits operating on high-order SD modulated signals need to be developed since high-order SD modulated signal form is useful for high quality and low clock-rate signal processing. Thirdly, massively parallel computing for high performance processing and spatially redundant computing for defect and fault tolerance (Shukla & Bahar, 2004) will be challenged by taking advantage of the small size of SDSP modules. Lastly, new functions and new applications of SDSP will be explored since SDSP systems which are essentially digital systems can be functionally higher than ASP circuits.
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